

10/813,240

Form PTO-1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DKT. NO. 500.28006C10	SERIAL NO. R53(b) Cont. of S.N. 10/401,975
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (Use several sheets if necessary)		<b>APPLICANT</b>	
		FILING DATE March 31; 2004	GROUP 2824

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date
JA	AA 4,675,845	6/87	Itoh, et al.	365	51	
JA	AB 4,389,715	6/83	Eaton, Jr., et al.	365	200	
JA	AC 4,727,516	2/88	Yoshida, et al.	365	200	
JA	AD 4,648,075	3/87	Segawa, et al.	365	200	
JA	AE 4,837,747	6/89	Dosaka, et al.	365	200X	11/30/97
JA	AF 5,265,055	11/93	Horiguchi, et al.	365	200	10/10/89
JA	AG 5,617,365	4/97	Horiguchi, et al.	365	200	10/10/89
JA	AH 4,656,610	4/87	Yoshida, et al.	365	200	
JA	AI 5,815,448	9/98	Horiguchi, et al.	365	200	10/10/89
JA	AJ 4,752,914	06/88	Nakano et al	365	200	
JA	AK 6,577,544	06-03	Horiguchi et al	365	200	
JA	AL					

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No
JA	AM 60-130139	11/85	Japan				X
JA	AN 62-40700	2/87	Japan			X	
JA	AO 59-135700	8/84	Japan			**	
	AP		**see listing AH above				
	AQ						

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

JA	AR	IEEE Journal of Solid-State Circuits, Vol. SC-16, No. 5, October 1981, pp. 479-487.
JA	AS	IEEE PROC., Vol. 130, Pt. I, No. 3, June 1983, pp. 127-135.
JA	AT	1984 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 282-283.
JA	AU	IEEE Journal of Solid-State Circuits, Vol. 26, No. 1, January 1991, pp. 12-17.
JA	AV	"System for Efficiently Using Spare Memory Components for Defect Corrections Employing Content-Addressable Memory." IBM Technical Disclosure Bulletin, vol. 28, no. 6, November 1985, pp. 2562-2567.

Examiner

Date Considered

7/23/04